Back to EveryPatent.com
United States Patent | 6,204,532 |
Gambino ,   et al. | March 20, 2001 |
According to the present invention, a method for fabricating vertical circuit devices which include a body contact is disclosed. During the fabrication process, the body of a transistor is formed from a pillar of single crystal silicon. The silicon pillar is formed over a butted junction of N+ and P+ diffusions. This fabrication process results in a pillar structure which has an n+ diffusion contacting a portion of the base of the transistor body and a P+ diffusion contacting the remainder of the base of the transistor body. The proportion of N+ and P+ area at the base of the silicon pillar depends on the overlay of the opening to the butted junction. Gate oxide is grown over the entire pillar and a polysilicon gate material is then deposited and etched to form the transistor gate. Metal contact studs are formed, preferably via deposition. After fabrication, the entire surface of the device can be planarized by using any standard Chemical Mechanical Planarization (CMP) process.
Inventors: | Gambino; Jeffrey Peter (Gaylordsville, CT); Mandelman; Jack Allan (Stormville, NY); Parke; Stephen Anthony (Nampa, ID); Wordeman; Matthew Robert (Mahopac, NY) |
Assignee: | International Business Machines Corporation (Armonk, NY) |
Appl. No.: | 412866 |
Filed: | October 5, 1999 |
Current U.S. Class: | 257/329; 257/330; 257/332; 257/347; 257/E21.41; 257/E29.262; 257/E29.274 |
Intern'l Class: | H01L 029/76 |
Field of Search: | 257/328,329,330,331,332,333,334,347,348,349,350,351,353,354 |
4105475 | Aug., 1978 | Jenne | 148/175. |
4116720 | Sep., 1978 | Vinson | 148/1. |
5016067 | May., 1991 | Mori | 357/23. |
5072276 | Dec., 1991 | Malhi et al. | 357/42. |
5155054 | Oct., 1992 | Itoh | 437/41. |
5283456 | Feb., 1994 | Hsieh et al. | 257/347. |
5304831 | Apr., 1994 | Yilmaz et al. | 257/341. |
5393999 | Feb., 1995 | Malhi | 257/289. |
5517046 | May., 1996 | Hsing et al. | 257/336. |
5627390 | May., 1997 | Maeda et al. | 257/302. |
6100123 | Aug., 2000 | Bracchitta et al. | 438/199. |
Foreign Patent Documents | |||
63-129667 | Jun., 1988 | JP | 257/329. |
Schuster, S.E.. One-Device Memory Structure Using Various-Depth V-Groove Openings, IBM Tech. Discl. Bull., vol. 22, No. 8B, Jan. 1980. |