Back to EveryPatent.com
United States Patent | 5,583,812 |
Harari | December 10, 1996 |
A memory system made up of electrically programmable read only memory (EPROM) or flash electrically erasable and programmable read only memory (EEPROM) cells. An intelligent programming technique allows each memory cell to store more than the usual one bit of information. More than one bit is stored in a cell by establishing more than two distinct threshold states into which the cell is programmed. A series of pulses of increasing voltage is applied to each addressed memory cell during its programming, the state of the cell being read in between pulses. The pulses are terminated upon the addressed cell reaching its desired state or a preset maximum number of pulses has been reached. An intelligent erase algorithm prolongs the useful life of the memory cells. A series of pulses is also applied to a block of cells being erased, the state of at least a sample number of cells being read in between pulses. The erasing process is stopped when the cells being read are determined to have reached a fully erased state or one of a number of other conditions has occurred. Individual records of the number of erase cycles experienced by blocks of flash EEPROM cells are kept, preferable as part of the blocks themselves, in order to maintain an endurance history of the cells within the blocks. Use of these various features provides a memory having a very high storage density and a long life, making it particularly useful as a solid state memory in place of magnetic disk storage devices in computer systems.
Inventors: | Harari; Eliyahou (104 Auzerais Ct., Los Gatos, CA 95030) |
Appl. No.: | 389295 |
Filed: | February 16, 1995 |
Current U.S. Class: | 365/185.33; 257/E21.209; 257/E21.68; 257/E27.103; 257/E29.302; 257/E29.306; 365/182; 365/185.03; 365/185.18; 365/185.19; 365/185.22; 365/185.24 |
Intern'l Class: | G11C 011/56 |
Field of Search: | 365/205,182,185,218,189.01,230.01,185.33,185.03,185.18,185.19,185.24,185.22 |
4051354 | Sep., 1977 | Choate. | |
4087795 | May., 1978 | Rossler. | |
4181980 | Jan., 1980 | McCoy. | |
4279024 | Jul., 1981 | Schrenk. | |
4281398 | Jul., 1981 | McKenny et al. | |
4287570 | Sep., 1981 | Stark. | |
4357685 | Nov., 1982 | Daniele et al. | |
4448400 | Jun., 1984 | Harari. | |
4493075 | Jan., 1985 | Anderson et al. | |
4527251 | Jul., 1985 | Nibby, Jr., et al. | |
4617651 | Oct., 1986 | Ip et al. | |
4652897 | Mar., 1987 | Okuyama et al. | |
4667217 | May., 1987 | Janning. | |
4718041 | Jan., 1988 | Baglee et al. | |
4733394 | Mar., 1988 | Giebel. | |
4942556 | Jul., 1990 | Sasaki et al. | |
5016215 | May., 1991 | Tigelaar. | |
5043940 | Aug., 1991 | Harari | 365/185. |
5053990 | Oct., 1991 | Kreifels et al. | |
5163021 | Nov., 1992 | Mehrotra et al. | 365/185. |
5268870 | Dec., 1993 | Harari | 365/218. |
5270979 | Dec., 1993 | Harari et al. | |
5293560 | Mar., 1994 | Harari | 365/185. |
5386388 | Jan., 1995 | Atwood et al. | 365/201. |
5434825 | Jul., 1995 | Harari | 365/185. |
5450363 | Sep., 1995 | Christopherson et al. | 365/205. |
Foreign Patent Documents | |||
0251889 | Jan., 1988 | EP. | |
0349775 | Jan., 1990 | EP. | |
54-158141 | Dec., 1979 | JP. | |
58-060493 | Apr., 1983 | JP. | |
58-086777 | May., 1983 | JP. | |
58-215795 | Dec., 1983 | JP. | |
58-215794 | Dec., 1983 | JP. | |
59-45695 | Mar., 1984 | JP. | |
59-162695 | Sep., 1984 | JP. | |
62-283497 | Dec., 1987 | JP. | |
62-283496 | Dec., 1987 | JP. | |
63-183700 | Jul., 1988 | JP. |
"Japanese Develop Nondestructive Analog Semiconductor Memory", Electronics Review , Jul. 11, 1974, p. 29. Krick, "Three-State MNOS FET Memory Array", IBM Technical Disclosure Bulletin, vol. 18, No. 12, May 1976, p. 4192. Alberts et al., "Multi-Bit Storage FET EAROM Cell", IBM Technical Disclosure Bulletin, vol. 24, No. 7A, Dec. 1981, p. 3311. Bleiker et al., "A Four-State EEPROM Using Floating-Gate Memory Cells", IEEE Journal of Solid-State Circuits, Jul. 1987, p. 260. Horiguchi et al., "An Experimental Large-Capacity Semiconductor File Memory Using 16-Levels/Cell Storage", IEEE Journal of Solid-State Circuits, Feb. 1988, p. 27. Furuyama et al., "An Experimental 2-Bit/Cell Storage DRAM for Macrocell or Memory-on-Logic Applications", IEEE Custom Integrated Circuits Conference, May 1988, p. 4.4.1. Harold, "Production E.P.R.O.M. Loading", New Electronics, vol. 15, No. 3, Feb. 1982, pp. 47-50. Torelli et al., "An Improved Method for Programming a Word-Erasable EEPROM", Alta Frequenza, vol. 52, No. 5, Nov. 1983, pp. 487-494. Stark, "Two Bits Per Cell ROM," Digest of Papers VLSI, 1981, pp. 209-212. |