Back to EveryPatent.com



United States Patent 5,523,604
Merrill June 4, 1996
Amorphous silicon layer for top surface of semiconductor device

Abstract

A layer of amorphous silicon covers the top surface of a semiconductor wafer to act as a moisture and contaminant barrier and to prevent the formation of aluminum hillocks on the aluminum bonding pads for the source and gate electrodes of a power MOSFET or other power semiconductor device. The amorphous silicon is easily penetrated by wire bonding apparatus used to make wire bonds to the conductor pads beneath the amorphous silicon.

Inventors: Merrill; Perry (El Segundo, CA)
Assignee: International Rectifier Corporation (El Segundo, CA)
Appl. No.: 515702
Filed: August 16, 1995

Current U.S. Class: 257/356; 257/409; 257/636; 257/646; 257/784; 257/E23.132
Intern'l Class: H01L 023/29; H01L 023/48
Field of Search: 257/636,646,786,341,342,343,355,356,365,401,409,635,651,780,784

References Cited
U.S. Patent Documents
4134125Jan., 1979Adams et al.257/636.
4972250Nov., 1990Omori et al.257/646.
4984061Jan., 1991Matsumoto257/786.
5029324Jul., 1991Osawa et al.257/646.
5268586Dec., 1993Mukherjee et al.257/341.
Foreign Patent Documents
0348640Jan., 1990EP257/636.
0051523Mar., 1983JP257/636.
0100470Jun., 1985JP257/646.

Primary Examiner: Brown; Peter Toby
Attorney, Agent or Firm: Ostrolenk, Faber, Gerb & Soffen
Parent Case Text


This is a continuation of application Ser. No. 08/242,316 filed on May 13, 1994, now abandoned.
Claims


What is claimed is:

1. A semiconductor chip having a thin flat body of silicon which contains impurities to define a given junction pattern, a gate oxide layer disposed atop said thin flat body of silicon in predetermined registration with said given junction pattern, a polysilicon gate disposed above said gate oxide layer, an interlayer oxide disposed atop said polysilicon gate, at least one patterned metallic layer on said flat body of silicon which overlies said interlayer oxide and contacts said junction pattern and which further defines a separate bonding pad area for making contact from said chip to an external circuit; an insulation passivation layer overlying said at least one metallic layer and substantially the full area of said chip including the area containing said given function pattern and at least one opening in said passivation layer to expose at least a portion of the surface of said bonding pad; and a further layer consisting of amorphous silicon overlying said insulation passivation layer and overlying said portion of said bonding pad exposed by said at least one opening to hermetically seal the surface of said chip; said layer of amorphous silicon being penetrable by ultrasonically applied bonding electrodes to permit direct connection of said bonding electrodes to said bonding pad.

2. The chip of claim 1 wherein said at least one metallic layer is aluminum.

3. The chip of claim 1 wherein said insulation passivation layer is silicon dioxide.

4. The chip of claim 3 wherein said at least one metallic layer is aluminum.

5. The chip of claim 1 wherein a plurality of spaced openings in said insulation passivation layer expose a plurality of bonding pads, each of which is covered by said layer of amorphous silicon.
Description


BACKGROUND OF THE INVENTION

This invention relates to a novel semiconductor device structure in which the top-most layer of the device is a layer of amorphous silicon which overlies the entire semiconductor chip top structure including the bonding pads, but permits wire bonding through the amorphous silicon to underlying aluminum electrode pads.

Semiconductor devices are well known which have P-N junction patterns formed in a silicon chip, with a passivation insulation coating, for example, a deposited oxide, on the upper surface of the chip. Aluminum electrode pads are exposed through the oxide layer for connection to leads such as gate and source leads for a power MOSFET device. Such devices taking the form of an IGBT are shown, for example, in U.S. Pat. No. 5,008,725 and in copending application Ser. No. 08/041,136, filed Mar. 30, 1993, entitled POWER TRANSISTOR DEVICE HAVING ULTRA DEEP INCREASED CONCENTRATION REGION, both assigned to the assignee of the present invention.

A common problem in such devices is that moisture or humidity or other contaminants can penetrate the protective oxides, particularly at high temperatures. Thus, a conventional specification for the "HTRB" (high temperature reverse breakdown) of such devices is that their characteristics should remain stable at 85.degree. C. in a 85% humidity atmosphere. Devices which fail this test cannot be used.

SUMMARY OF THE INVENTION

In accordance with the present invention, a layer of amorphous silicon, having a thickness of 1,100 Angstroms, but in the range of 800 to 3,000 Angstroms, is conventionally deposited over the conventional "scratch" layer, or deposited oxide layer on top of IGBT, power MOSFET, or diode chips, or the like, and over the aluminum or other metal electrode pads which are exposed through openings in the scratch layer. It is also possible to use the present invention advantageously, even for chips which do not have the scratch layer over the patterned aluminum layer.

It has been found, unexpectedly, that conventional wire bonding apparatus can easily bond through the amorphous silicon layer with high reliability. It has been further found, unexpectedly, that the amorphous coating over aluminum pads prevents the formation of "hillocks" on the aluminum surface which is exposed through the scratch layer. Such hillocks reduce the reliability of ultrasonic wire bonds to the aluminum surface. Furthermore, it has been found that die still in the wafer can be easily probed for quality control purposes, and that marking ink will adhere to the surface of the probed die.

Other features and advantages of the present invention will become apparent from the following description of the invention which refers to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a top View of a semiconductor device die which has its top surface covered with amorphous silicon.

FIG. 2 is a cross-sectional view of FIG. 1 taken across section line 2--2 in FIG. 1.

FIG. 3 is a cross-sectional view of a region in the area of circle "A" in FIG. 1 if the device of FIGS. 1 and 2 is a power MOSFET.

DETAILED DESCRIPTION OF THE INVENTION

FIGS. 1 and 2 are drawings of the top and a cross-section, respectively, of any generalized semiconductor device in which one or more P-N junctions extend to the device surface. Such devices are MOS gated devices such as IGBTs, power MOSFETs, thyristors and the like; bipolar transistors; planar diode devices; integrated circuits, and the like, and in which conductive connection pads are provided at the top surface and are adapted to be connected to leads as by wire bonding. Such wire bonds may be made by conventional ultrasonic bonding apparatus or the like.

The device of FIG. 1 comprises a body of monocrystalline silicon 10 which contains any desired junction pattern therein, not shown. It can have any desired dimension, by way of example, a thickness of 20 mils, a length of 4 millimeters and a width of 2 millimeters. The upper surface 11 of the device is passivated by a silicon dioxide, or other insulation material layer 12. Other structures, not shown, may be within layer 12.

The device is shown as having two metal bonding pads 13 and 14, exposed through openings in the oxide layer 12 which conventionally receive ultrasonically bonded leads. The invention also applies to other lead-forming techniques.

The oxide layer 12 is intended here to represent the top-most protective layer in a prior art device. It is commonly termed a "scratch" layer. It is known that these scratch layers and other layers atop the silicon can sometimes be penetrated by moisture and other contaminants, particularly at high temperatures, causing degrading of the chip or die. However, the invention can be applied to chip structures which do not have the conventional scratch layer.

In accordance with the present invention, a continuous layer of amorphous silicon 20 coats the entire upper surface of the chip of FIGS. 1 and 2 (and coats the entire exposed patterned metallized upper surface of the wafer from which the chip is diced).

It has been found that amorphous silicon forms an impervious barrier to moisture, even at high temperature, thus improving the HTRB characteristics of the device and the yield of the process. Furthermore, it is unnecessary to etch contact openings through the amorphous silicon since conventional ultrasonic wire bonding equipment has been found to bond through the amorphous silicon layer without problems.

Another unexpected benefit of the amorphous silicon over the bonding pads 13 and 14, particularly when they are of aluminum, is that the amorphous silicon prevents the formation of hillocks on the silicon surface which frequently interfere with wire bonding. Such hillocks reduce the reliability of ultrasonic bonds.

As a further feature of the invention, it has been found that the die or chips within the wafer can be wafer probed through the amorphous silicon so that bad die can be identified and marked within the wafer. Further, conventional marking ink adheres well to the amorphous silicon surface.

The amorphous silicon layer 20 can be deposited by well-known processes such as sputtering or evaporation and can be any desired thickness. Since deposition times are short and substrate temperatures are typically less than 300.degree. C., the process does not affect or move junctions in the silicon or otherwise negatively affect the chip.

FIG. 3 shows the invention as applied to a MOS gated type device, a portion of which is shown in cross-section. Thus, the MOSFET is of the type shown in U.S. Pat. No. 5,008,725 and consists of a thin, flat body of silicon 30 having a thin layer of N(-) silicon epitaxially deposited atop an N+ substrate. A drain contact 29 is connected to the bottom of substrate 30. A plurality of MOSFET cells 32, 33 and 34 (which may have hexagonal topologies when viewed from the top) are diffused into N(-) silicon layer 31, as shown. In an actual die, there can be thousands of such cells formed in a symmetric array.

A polysilicon gate layer 35, having the appearance, from the top, of a symmetrical lattice overlies a gate insulation layer 36, which may be silicon dioxide. The lattice of polysilicon layer 35 is covered and insulated by a deposited oxide layer 37. A patterned aluminum contact metal 38 then overlies the interlayer oxide 37 and contacts the surface of the exposed array of P+ silicon regions at the center of each cell, and the adjacent N+ source rings which surround the P+ central cell surface regions. A layer of silicon dioxide 40, termed a scratch layer, may be deposited over the full upper surface of the chip, and openings are etched in layer 40, as in FIGS. 1 and 2, to expose gate and source metal pads (not shown in FIG. 3).

In accordance with the invention, a layer of amorphous silicon 41 is deposited over the full upper surface area of the chip (and the wafer in which the chip resides during manufacture) to obtain the benefits previously described. Bonding electrodes 13a and 14a shown in dotted lines in FIG. 2 can penetrate the amorphous silicon layer 20 to contact pads 13 and 14 respectively, and the prior removal of the amorphous silicon in the bonding areas is unnecessary.

Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein, but only by the appended claims.

Top