Back to EveryPatent.com
United States Patent | 5,253,351 |
Yamamoto ,   et al. | October 12, 1993 |
In a control unit having a external storage device, a method for selecting a loading method of data stored in the cache memory into the cache memory in accordance with an access pattern to the data, and an apparatus therefor are disclosed. The selection of the loading method is selection of control mode or procedure in accordance with the loading method, and it is attained by a learn function.
Inventors: | Yamamoto; Akira (Ebina, JP); Tsuboi; Toshiaki (Kawasaki, JP); Honma; Shigeo (Odawara, JP); Kitajima; Hiroyuki (Yokohama, JP); Kurano; Akira (Odawara, JP); Nozawa; Masafumi (Odawara, JP); Nakamura; Katsunori (Odawara, JP); Kambayashi; Kosaku (Odawara, JP); Nakano; Toshio (Odawara, JP); Shiroyanagi; Yoshiro (Odawara, JP) |
Assignee: | Hitachi, Ltd. (Tokyo, JP); Microcomputer Engineering Ltd. (Kodaira, JP) |
Appl. No.: | 390832 |
Filed: | August 8, 1989 |
Aug 11, 1988[JP] | 63-200877 | |
Sep 30, 1988[JP] | 63-244128 | |
Nov 11, 1988[JP] | 63-284992 |
Current U.S. Class: | 711/118; 711/113; 711/136 |
Intern'l Class: | G06F 012/02 |
Field of Search: | 364/200 MS File,900 MS File,130 395/400,425 |
4430701 | Feb., 1984 | Christian et al. | 364/200. |
4792898 | Dec., 1988 | McCarthy et al. | 364/200. |
4897783 | Jan., 1990 | Nay | 395/425. |
Foreign Patent Documents | |||
0066766 | Dec., 1982 | EP. | |
0072108 | Feb., 1983 | EP. | |
080876 | Jun., 1983 | EP. | |
0109309 | May., 1984 | EP. | |
0130349 | Jan., 1985 | EP. | |
0164550 | Dec., 1985 | EP. |
IBM System Journal, vol. 24, No. 3/4, 1985, Armonk, New York U.S. pp. 316-334; C. P. Grossman: "Cache-DASD storage design for improving system performance". IBM Technical Disclosure Bulletin, vol. 30, No. 8, Jan. 1988, New York U.S. p. 149 "I/O Sequential direction in cache control units". IBM Technical Disclosure Bulletin, vol. 34, No. 5, Aug. 1981, New York US pp. 1559-1562; Bennett et al.: "Improving performance of buffered DASD to which some reference are sequential". |