Back to EveryPatent.com
United States Patent | 5,220,559 |
Tsuzuki ,   et al. | June 15, 1993 |
An input analog data is applied to a plurality of neuron units in a time division manner. The analog input data is multiplied by digital weight data which can be changed in accordance with the data of the interconnection between units. The products of the time division analog input data and the digital weight data are added in an integrator. While the present sum of the products is output, the previous sum of the products is output simultaneously with the present data, thereby providing outputs in a pipe-line manner. When the output of the first neuron is produced, the second neuron in the same layer produces an output such that the output of the first layer is produced on the output analog bus in a time division manner. This analog neuron unit constitutes an intermediate layer and an output layer. One layer of neuron units can be repeatedly used by feeding back the output of one layer to the input of another layer, then the neuron system operates as a layered structure.
Inventors: | Tsuzuki; Hiroyuki (Kawasaki, JP); Endo; Hideichi (Kawasaki, JP); Kawasaki; Takashi (Kawasaki, JP); Matsuda; Toshiharu (Kawasaki, JP); Asakawa; Kazuo (Kawasaki, JP); Kato; Hideki (Tokyo, JP); Yoshizawa; Hideki (Tokyo, JP); Iciki; Hiroki (Tokyo, JP); Iwamoto; Hiromu (Yokohama, JP); Tsuchiya; Chikara (Tokyo, JP); Ishikawa; Katsuya (Kawasaki, JP); Sugiura; Yoshihide (Tokyo, JP) |
Assignee: | Fujitsu Limited (Kawasaki, JP) |
Appl. No.: | 400826 |
Filed: | August 30, 1989 |
Aug 31, 1988[JP] | 63-215102 | |
Aug 31, 1988[JP] | 63-215103 | |
Aug 31, 1988[JP] | 63-215104 | |
Aug 31, 1988[JP] | 63-215105 | |
Aug 31, 1988[JP] | 63-218041 | |
Jan 31, 1989[JP] | 1-019879 |
Current U.S. Class: | 700/4; 706/37; 708/800 |
Intern'l Class: | H04J 003/02; G06G 007/12 |
Field of Search: | 370/60,94.1,85.1,94.3 307/201 364/513,807 340/825.02 395/24,25,26,27,21 |
4366349 | Dec., 1982 | Adelman. | |
4419544 | Dec., 1983 | Adelman. | |
4518866 | May., 1985 | Clymer | 307/201. |
4637402 | Jan., 1987 | Adelman. | |
4660166 | Apr., 1987 | Hopfield. | |
4697094 | Sep., 1987 | Palazzetti | 370/85. |
4782460 | Nov., 1988 | Spencer. | |
4801934 | Jan., 1989 | Herkert | 340/825. |
4807168 | Feb., 1989 | Moopenn et al. | |
4809193 | Feb., 1989 | Jourjine. | |
4811338 | Mar., 1989 | Haruyama et al. | 370/85. |
4858147 | Aug., 1989 | Conwell | 395/27. |
4906865 | Mar., 1990 | Holler | 307/353. |
4947482 | Aug., 1990 | Brown | 364/807. |
4951239 | Aug., 1990 | Andes et al. | 364/807. |
4972363 | Nov., 1990 | Nguyen et al. | 364/807. |
4974169 | Nov., 1990 | Engel | 364/513. |
5129039 | Jul., 1992 | Hiraiwa | 395/24. |
Paul W. Hollis and John J. Paulos, "Artificial Neurons Using Analog Multipliers", Department of Electrical and Computer Engineering, North Carolina State University. Robert Hecht-Nielsen, "Neurocomputing: picking the human brain", IEEE Spectrum, Mar. 1988, pp. 36-41. F. J. Kub, I. A. Mack, K. K. Moon, C. T. Yao and J. A. Modolo, "Programmable Analog Synapses for Microelectronic Neural Networks Using a Hybrid Digital-Analog Approach", Submitted to IEEE International Conference on Neural Networks, Jul. 24-27, 1988. Jacques J. Vidal, IEEE Transactions On Acoustics Speech, and Signal Processing, "Implementing Neural Nets with Programmable Logic", Jul. 1988, pp. 1180-1190, vol. 36, No. 7. Tony R. Martinez, Digital Neural Networks, pp. 681-684. Holler et al., "An Electrically Trainable Artificial Neural Network (ETANIN) with 10240 `Floating Game` Synapses", Proc. Int. Ann. Conf. on Neural Networks, pp. II-191-196 (Jun. 18-12, 1989). Eberhardt et al., "Design of Parallel Hardware Neural Network Systems from Custom Analog VLSI `Building Block` Chips", Int. Joint Conf. on Neural Networks, vol. 2, pp. 183-190 (Jun. 18-22, 1989). Lippman, "An Introduction to Computing With Neural Nets", IEEE ASSP Magazine, pp. 4-22 (Apr. 1987). Houselander et al., "Time-Multiplexed Analogue Circuit for Implementing Artificial Neural Networks", Electronics Letters, vol. 24, No. 23, pp. 1413-1414 (Nov. 10, 1988). Yasunaga et al., "A Water-Scale Integration Neural Network Utilizing Completely Digital Circuits", Proc. Int. Joint Conf. on Neural Networks, vol. 2, pp. 213-217 (Jun. 18-22, 1989). Hansen, "A Time-Multiplexed Switched Capacitor Circuit for Neural Network Applications", IEEE Internal Symposium on Circuits and Systems, vol. 3, pp. 2177-2180 (May 8-11, 1989). Schwartz, "A Neural Chips System", AI Expert, pp. 34-39 (Dec. 1990). |