Back to EveryPatent.com
United States Patent | 5,216,301 |
Gleeson, III ,   et al. | June 1, 1993 |
A digital self-calibrating delay line is disclosed wherein in a chain of individual but identical time delay elements a calibrated signal running therethrough is compared with the subsequent input signal on each of the individual time delay elements until a coincidence time delay element is determined at which time an output is indicated. The period of the calibrating signal is chosen to be equal to the delay to be imparted to a signal to be delayed. Prior to or upon the appearance of the signal to be delayed, the calibration signal is removed and the incoming signal inserted into the time delay chain to output at the individual time delay element determined by the calibration signal. In an alternate embodiment, by the addition of a few components to each of the time delay elements, the subject invention is interconnected to output a signal whose frequency is a multiple of the input signal. Such is accomplished by directing the output of the coincidence time delay elements to selected (prior in line) time delay elements to output frequency pulses at proper intervals in the original input pulse time period to achieve the frequency multiplication.
Inventors: | Gleeson, III; William J. (Tucson, AZ); Young; James R. (Tucson, AZ) |
Assignee: | Artisoft, Inc. (Tucson, AZ) |
Appl. No.: | 811085 |
Filed: | December 20, 1991 |
Current U.S. Class: | 327/119; 327/269; 327/395 |
Intern'l Class: | H03K 005/13; H03B 019/00 |
Field of Search: | 307/591,595,600,601,602,603,606 328/15 |
3622809 | Nov., 1971 | Williams | 307/293. |
4233525 | Nov., 1980 | Takahashi et al. | 307/268. |
5049766 | Sep., 1991 | Van Driest et al. | 307/603. |