Back to EveryPatent.com
United States Patent | 5,170,079 |
Komatsu ,   et al. | December 8, 1992 |
A logic circuit which can operate to form a logic AND signal of a predetermined voltage level in accordance with a potential difference between a plurality of input signals using a collector dot AND circuit and a latched comparator circuit without the necessity of provision of a NOT circuit or a level shifting circuit at a preceding stage to the logic circuit. The logic circuit comprises a collector dot AND circuit, a logic level outputting circuit and a plurality of emitter follower circuits. Output electrodes of those of the emitter followers which are connected to receive NOT signals of input signals developed from the collector dot AND circuit are coupled commonly to form a wired OR circuit, and an output of the wired OR circuit is supplied to a transistor of the logic level outputting circuit connected to receive a logic AND signal of the input signals developed from the collector dot AND circuit so as to form a NOT signal of the logic AND signal.
Inventors: | Komatsu; Yoshihiro (Kanagawa, JP); Gendai; Yuji (Kanagawa, JP) |
Assignee: | Sony Corporation (Tokyo, JP) |
Appl. No.: | 781593 |
Filed: | October 23, 1991 |
Oct 25, 1990[JP] | 2-288162 |
Current U.S. Class: | 326/126; 326/93; 326/125; 327/205; 327/225 |
Intern'l Class: | H03K 019/086; G06G 007/12 |
Field of Search: | 307/455,445,355,364,494,496,272.1-272.3,475 |
4560888 | Dec., 1985 | Oida | 307/272. |
4755693 | Jul., 1988 | Suzuki et al. | 307/455. |
5001361 | Mar., 1991 | Tamamura et al. | 307/272. |