Back to EveryPatent.com
United States Patent | 5,124,569 |
Phillips | June 23, 1992 |
A phase-lock loop scheme which can be implemented in an application specific integrated circuit using CMOS elements is disclosed which is directed to controlling a plurality of slave gate array circuits such that each of the master gate array circuit and the slave gate array circuits are clocked at the same time and are within a fixed time delay from a device reference clock signal. The master gate array circuit receives the input clock synchronization signal from the master clock of the device containing the master and gate array circuits and produces an internal clock signal which is then sent to each of the slave gate array circuits, by means of equal delay paths. The phase-lock loop circuitry utilized by each of the gate arrays can be implemented on program logic array chips along with the logic which receives the synchronized clock signals generated by the respective phase-lock loops of each of the gate array chips. Both fixed and automatic gain and damping controls for the phase-lock loops are also disclosed.
Inventors: | Phillips; Lewis A. (Rockville, MD) |
Assignee: | Star Technologies, Inc. (Sterling, VA) |
Appl. No.: | 599460 |
Filed: | October 18, 1990 |
Current U.S. Class: | 327/150; 327/293; 331/2; 331/11; 331/47; 331/55 |
Intern'l Class: | H03K 005/00; H03K 005/13 |
Field of Search: | 331/1 A,2,10,11,46,47,50,55,56 307/262,465,480,219,269,602,603,601,606 328/155,63,72 |
3600699 | Aug., 1971 | Orenberg | 331/2. |
3806879 | Feb., 1989 | Troxel | 331/2. |
4239982 | Dec., 1980 | Smith et al. | 307/219. |
4282493 | Aug., 1981 | Moreau | 331/2. |
4500851 | Feb., 1985 | Sawa et al. | 331/2. |
4651103 | Mar., 1987 | Grimes | 331/2. |
4691126 | Sep., 1987 | Splett et al. | 307/269. |
4779008 | Oct., 1988 | Kessels | 331/55. |
4868522 | Sep., 1989 | Popat et al. | 331/2. |