Back to EveryPatent.com
United States Patent | 5,111,455 |
Negus | May 5, 1992 |
A synchronous, interleaved, time-division M:1 multiplexor. Following an input stage of parallel synchronous latches for latching M incoming parallel data bits (where M is an integer power of two equal to or greater than four) is an intermediate stage of parallel synchronous latches. The intermediate latches are clocked with selected phases of an M-phase clock having M equally-spaced phases of a clock signal having a frequency of B/M (where B is the outgoing bit rate) to latch each bit at a time at least 2/B (i.e., two outgoing bit periods) after such bit is received from its respective input latch. A first stage of 2:1 multiplexors, following the intermediate latches and used to begin multiplexing the latched bits, are clocked with selected phases of the M-phase clock to begin multiplexing each bit at a time at least 1/B (i.e., one outgoing bit period) after such bit is received from its respective intermediate latch. Further stages of 2:1 multiplexors complete the multiplexing and are each clocked with clock signals which are successively doubled in frequency at each additional stage of 2:1 multiplexors (e.g., 2B/M, 4B/M, 8B/M, . . . ) and phase compensated so as to align the clock signals with their respective data. The phase-compensated, frequency doubling for each 2:1 multiplexor stage is done by "exclusive-ORing" pairs of quadrature clock signals from the immediately preceding 2:1 multiplexor stage.
Inventors: | Negus; Kevin J. (San Jose, CA) |
Assignee: | Avantek, Inc. (Milpitas, CA) |
Appl. No.: | 572854 |
Filed: | August 24, 1990 |
Current U.S. Class: | 370/518; 327/407; 370/537 |
Intern'l Class: | H04J 003/04; H03K 017/00 |
Field of Search: | 370/112,77,78 307/243 328/104,61 |
3614327 | Oct., 1971 | Low et al. | 328/104. |
3995119 | Nov., 1976 | Pachynski, Jr. | 179/15. |
4593390 | Jun., 1986 | Hildebrand et al. | 370/112. |
4648105 | Mar., 1987 | Priebe et al. | 377/64. |
4672647 | Jun., 1987 | Yamaguchi et al. | 377/77. |
4697279 | Sep., 1987 | Baratti et al. | 377/73. |
4703471 | Oct., 1987 | Fitelson et al. | 370/1. |
4727542 | Feb., 1988 | Rokugo et al. | 370/112. |
4754456 | Jun., 1988 | Yato et al. | 370/112. |
4789984 | Dec., 1988 | Swartz | 370/112. |
4825105 | Apr., 1989 | Holzle | 307/440. |
4837763 | Jun., 1989 | Sasaki | 328/104. |
4926423 | May., 1990 | Zukowski | 370/112. |
4965797 | Oct., 1990 | Yamane et al. | 328/104. |
R. Reimann and H. M. Rein, "A 4:1 Time-Division Multiplexer IC for Bit Rates up to 6 Gbit/s Based on a Standard Bipolar Technology," IEEE Journal of Solid-State Circuits, vol. SC-21, No. 5, Oct. 1986, pp. 785-789. H. M. Rein, "Multi-Gigabit-Per-Second Silicon Bipolar IC's for Future Optical-Fiber Transmission Systems," IEEE Journal of Solid-State Circuits, vol. 23, No. 3, Jun. 1988, pp. 664-675. G. Flower, B. Lai, D. Lee, D. Sears and T. Stockwell, "Masterslice II: A Quick Turnaround Protoptyping and Production Tool for Gigaherz [sic] IC's, " IEEE Bipolar Circuits and Technology Meeting Proceedings, pp. 23-36. Data Sheet for Sony CXB1113Q 4-Bit Multiplexer, pp. 5-32-5-36. N. Yoshikai, S. Kawanishi, M. Suzuki and S. Konaka, "Monolithic Integrated 4:1 Multiplexer and Demultiplexer Operating up to 4.8 Gbit/s," Electronics Letters, 14th Feb. 1985, vol. 21, No. 4, pp. 149-151. |