Back to EveryPatent.com
United States Patent | 5,032,988 |
van der Linden | July 16, 1991 |
A method and a device are described for verifying a mathematical proof which is formulated in a typed high-order language as a sequence of lines. From this sequence a sequence of sub-sequences is formed. These sub-sequences are successively assigned to verification processors; when all verification processes are engaged in the verification, the row of sub-sequences already having been assigned is uninterrupted. Each verification process produces a positive result, a negative result, or is trapped in an infinitely long verification process. As a result of the specific organization of the assignment, in the latter case one veritification process will always produce a negative verification. A fast procedure is achieved by assignment to a plurality of verification processes.
Inventors: | van der Linden; Franciscus J. (Eindhoven, NL) |
Assignee: | U.S. Philips Corporation (New York, NY) |
Appl. No.: | 283687 |
Filed: | December 13, 1988 |
Dec 23, 1987[NL] | 8703110 |
Current U.S. Class: | 700/90 |
Intern'l Class: | G05B 013/04 |
Field of Search: | 364/400,402,900,200 |
4044476 | Aug., 1977 | Tanifuji | 304/150. |
L. S. van Benthem Jutting, `Checking Landau's "Grundlagen" in the Automath System`, Mathematical Centre Tracts vol. 83 (Amsterdam 1979). Manna et al, "A Deductive Approach to Program Synthesis", ACM Tran. on Programming Languages and Systems, vol. 2, No. 1, Jan. 1980, pp. 90-121. J. Moor et al., "Bertie-II: Personal Computers and Logic", Teaching Philosophy 8:4, Oct. 1985, pp. 319-323. J. Moor et al., "Computer-Assisted Instruction in Logic: BERTIE", Teaching Philosophy 2:1, Spring 1977, pp. 1-6. Communication from the European Patent Office Dated Apr. 11, 1989 in EP 88202949.9, a Corresponding Application. |